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Abstract
In this paper we propose a new design methodology tar-
geted for core-based designs using parameterized macro-
cells (PMC’s). This methodology provides the ﬂexibility for
instance-based cores to be easily customized for application
requirements. By using few scaling parameters to character-
ize a PMC, a macrocell can be instantiated in virtually any
size depending on the required performance. Moreover, a new
ﬁrst-order macro delay model is proposed which is a function
of the scaling parameters of the PMC which enables accurate
delay predictions at the subsystem/core level. The proposed
delay model is suitable for use by a delay optimizer to deter-
mine the optimum scaling parameters of individual PMC’s in
a core. A PMC library has been developed and used to design
cores for communications applications. To demonstrate the ef-
fectiveness of the proposed methodology, several subsystems
used in a channel LDPC decoder were synthesized using this
library where the individual PMC’s were optimized for min-
imum delay. The resulting custom-quality layout have areas
ranging from 40£100µm2 to 380£200µm2 and delay in the
range of 1:6ns to 10ns in 0:18µm, 1:8V CMOS technology.
1 Introduction
Predictable core-based design approach based on design
reuse has been established as an effective way for harnessing
thefull potential of system-on-a-chip integrationofferedby the
advanced IC process technologies [1,2]. In these technologies,
physical design problems have a signiﬁcant impact on the pre-
dictability, reliability, and efﬁciency of the designs. Further-
more, the increased complexity of these technologies requires
designers to deal with numerous structural and electrical pa-
rameters that interact in a nonlinear manner. For example, tim-
ing and ﬂoor-planning must be addressed early in the design
process, at the same time as the functional requirements.
By using pre-designed and pre-veriﬁed intellectual property
(IP) cores, design trade-offs can be made at higher levels of ab-
straction. This, in turn, leads to shorter design cycles and more
time to explore the abstracted architectural variations. How-
ever, the problem with these IP cores is that they are appli-
cation speciﬁc and difﬁcult to customize. This restricts the
architectural design space to investigate. For example, at the
macrocell level, some desirable macrocells may not exist be-
cause both the number and the variations in the driving capa-
bilities of the cells are limited. Consequently, circuit perfor-
mance has to be sacriﬁced. Furthermore, even if these cores
are customizable, their performance, in general, can become
unpredictable and re-characterization is inevitable.
In this paper, we propose an effective reuse methodology
which is based on layout parameterization and delay character-
ization. Layout parameterization allows instance-based cores
to be easily optimized to a speciﬁc application by tailoring the
individual leaf cells inside the core. Delay characterization al-
lows accurate delay prediction of the instantiated cores. This
in turn results in cores with custom-quality compact layouts
which are more energy-efﬁcient than those produced by pure
silicon compilation.
To demonstrate the effectiveness of the proposed reuse
methodology, parameterized macrocells (PMC’s) were devel-
oped together with parameterized delay models for accurate
delay characterization of these PMC’s. These PMC’s include
parameterized cells such as: D-latch, full adder, 2’s comple-
mentor, 8-to-1 (4-to-1) (de-)multiplexer, shufﬂe-exchange net-
work switch, super buffer for delay equalization, etc., which
can be used to generate layouts for real designs and to steer
the development of new architectures for communication ap-
plications. This PMC library has been used to design the main
subsystems of a channel LDPC decoder widely used in com-
munication receivers. These subsystems include [6,7]: kernel
function (Q-blocks) for message computations, message pro-
cessing soft-input soft-output units, and dynamic networks for
message transport.
The rest of the paper is organized as follows: In Section
2, we give a brief overview on the layout parameterization
and discuss the details of the parameterized macrocells devel-
oped. The PMC’s are implemented within the framework of
Cadence [3] CAD design suite for automatic layout genera-
tion, using 0:18µm, 1:8V TSMC CMOS process technology.
Section 3 discusses the delay characterization of the PMC’s.
Delay equations are derived which are function of the individ-
ual cell size and its fanout sizes. This allows accurate delay
prediction by only considering cells and fanouts and without
the need for low-level transistor timing analysis. Section 4
provides simulation results and implementation examples fea-
turing the PMC’s. Finally, Section 5 summarizes this work and
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2 Parameterized Macrocells
In this section, we present a parameterized macrocell design
approachtargetedforcore-baseddesigns. Themainmotivation
behind this approach is to expose low-leveltransistor sizing ca-
pability to the architectural level through a small set of scaling
parameters to enable power and delay optimization at the core-
abstraction level. Scaling parameters of all constituent PMC’s
in the core are fed to a core-optimizer that determines the op-
timal individual scaling parameters of the PMC’s. To keep
the problem tractable, it is essential ﬁrst to keep the number
of scaling parameters per PMC as small as possible, by opti-
mizing the transistors relatively within each macrocell starting
from minimum sized transistors, and then assigning a scaling
parameter for a group of transistors depending on the func-
tionality and number of outputs of the PMC. This results in a
high-performance, handcrafted density cores.
2.1 Layout structure of macrocells
A core is composed of a number of subsystems such as dat-
apath operators (adder, multiplier), memory elements (SRAM,
ﬂip-ﬂop), and control structures (state machines) [4]. A sub-
system is deﬁned in terms of macrocells; for example, an n-bit
full adder is a subsystem made of n one-bit full adder macro-
cells and an n-bit buffer is made up of n one-bit D-ﬂip-ﬂop
macrocells. Hence, a macrocell is a regularly recurring ele-
ment in a subsystem.
To enable regularity in the design, the one-dimensional lay-
out strategy [5] was adopted. This strategy consists of a sin-
gle row of P-type and N-type transistors running parallel to
single power and ground rails. Fixing the rail-to-rail height
enables back-to-back stacking of macrocells which share com-
mon power and ground rails. Routing occurs within the power
rails with signals connected via a combination of poly and
metal-1 lines. Only metal-1 layer was used within a macro-
cell so that other metal layers could be used to connect macro-
cellstogetherandforglobalrouting. Formacrocellswithsmall
number of transistors, the P- and N-type transistors are placed
across a horizontal center line running parallel to the power
rails. In this case, transistors are scaled vertically away from
the center line while staying within the ﬁxed cell height de-
ﬁned by the power rails as shown in Figure 1(a). The maxi-
mum transistor sizing in this case is 4 to 5 times as large as the
minimum transistor size. For larger scaling, transistor folding
techniques are used [5]. On the other hand, macrocells with a
large number of transistors are rotated 90 degrees and the P-
and N-type transistors are laid across one or more parallel ver-
tical center lines as shown in Figure 1(b). Scaling in this case
is done horizontally.
2.2 Macrocell parameterization
A parameterized macrocell is a macrocell which enables
scaling of individual or groups of transistors, wires, and spac-
ing to tailor the macrocell according to user speciﬁed scaling
parameters. A PMC can therefore be instantiated with prac-
tically any size to within the technology’s minimum feature
size. This constitutes a considerable advantage over macro-
cells which are generally available in few discrete sizes (gen-
erally two) in a standard macrocell library. A PMC can have
one or more scaling parameters depending on its functionality
and the number of outputs.
(a) (b)
Figure 1. 1-D layout strategy: (a) Horizontal, and
(b) vertical centerline approaches.
For example, as shown in Figure 2 a four-bit 2-to-1 multi-
plexer needs a single scaling parameter, while a transmission-
gate-based one-bit full adder (FADDXG) needs two scaling
parameters as shown in Figure 3. Moreover, an FADDXG im-
plementing saturation arithmetic (FADDXG-SAT) needs three
scaling parameters, two for the FADDXG and one for the
output correction logic as shown in Figure 4. Through sim-
ulations, one can identify groups of transistors to be scaled
together, in addition to relative scaling within each of these
groups (see Figure 2 for example). Thus, by only manipulat-
ing a small number of scaling parameters one can effectively
achieve the same performance as that achieved by macrocells
designed by sizing the transistors individually.
3 Delay Characterization
In order for the core-based design methodology employ-
ing parameterized macrocells to be successful, accurate de-
lay models are needed. Gate level modeling techniques [8–10]
are impractical to apply to characterize macrocells. Moreover,
macromodeling techniques for characterizing standard macro-
cells is also not applicable since it is infeasible to character-
ize each possible instance of a PMC. These macromodeling
techniques employ look-up tables and hence are not continu-
ous, posing problems during the optimization phase. What is
required is a simple macromodeling technique that takes into
account the scaling parameters of the macrocells and have con-
tinuous ﬁrst derivatives with respect to these parameters.
We propose to use a ﬁrst-order macromodeling delay tech-
nique targeted for PMC’s which is based on the techniques
of [4] for standard macrocells. The delay model is given by
the following equation
t(s;sL) = t0(s)+m(s)C(sL); (1)Figure 2. Layout of a four-bit 2-to-1 multiplexer
with a single scaling parameter.
Figure 3. Layout of a one-bit full adder with two
scaling parameters.
Figure 4. Layout of an output correction logic
for saturation arithmetic used in full adders and
subtractors, requiring one scaling parameter.
where s is the scaling vector of the PMC, sL is the (combined)
scaling vector of the loading PMC(s), t0 is the intrinsic delay
ofthePMC,misanempiricallydeterminedparameterfromthe
slope of the delay vs. load capacitance plots of the PMC, and
C is the (combined) input capacitance of the loading PMC(s).
3.1 2’s complementor example
This example illustrates how to derive the delay characteris-
tic equations of a 2’s complementor PMC. 2’s compelmentors
arecommonlyemployedinsubsystemswhereitisnecessaryto
determine the absolute value of 2’s complement numbers. Fig-
ure 5 shows a circuit schematic of a 2’s complementor. There
are three inputs for the 2’s complementor: the data input X,
an input propagate signal Rin, and an enable E. The outputs
are the 2’s complement Y and an output propagate signal Rout.
As shown, the two outputs have two different loading require-
ments: Rout will drive Rin of the following 2’s complement
stage, while Y is the primary output of the macrocell and can
drive any arbitrary macrocell (or load). It is therefore natu-
ral to deﬁne the scaling vector s = (sR;sY) for this macrocell
corresponding to the two outputs R andY.
(b)
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Figure 5. (a) Circuit schematic of a 2’s comple-
mentor, and (b) block symbol.
Next, according to (1) there are three quantities that need
to be determined: t0(s), m(s), and C(sL). The 2’s comple-
ment PMC is instantiated for scaling vectors s = (i; j); i; j =
1;¢¢¢ ;4. First, the intrinsic delay is determined by simulating
each of the instances with open loads, resulting in
t0(s)=(0:65¡0:22sR+0:03s2
R;0:79¡0:28sY +0:04s2
Y) ns:
Next, the slope parameter m(s) is determined by repeating the
ﬁrst step for different load capacitances at the outputs Rout and
Y, resulting in
m(s) = (0:05¡0:02sR;0:07¡0:03sY) ns=fF:
Finally, the X and Rin input gate capacitances of the PMC areobtained by loading the PMC with itself. This results in
C(sL) = (0:9+5sLY;1:7+7:9sLR;1:4+6:2sLE) fF:
To demonstrate the accuracy of the proposed model, Fig-
ure 6 shows the delay of a 2’s complement PMC driving sim-
ilar cells at both outputs versus actual delay determined us-
ing HSPICE simulations. As shown in the ﬁgure, the pro-
posed model accurately approximates the delay of the PMC
for different scaling parameters of the cell to within an error
of 6% when loaded with another PMC with scaling vectors
sL1 = (1;1) (bottom) and sL2 = (6;6) (top).
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Figure 6. Comparison between HSPICE and
model delay for a 2’s complementor PMC.
3.2 PMC library
Table 1 lists the PMC’s developed together with the number
of parameters assigned to each cell and their corresponding ar-
eas. All cells were characterized for delay in a similar fashion
to the example given in subsection 3.1.
4 Subsystem Implementation Examples
In this section, we implement several subsystems for a
communication channel decoder employing low-density par-
ity check (LDPC) codes for forward error correction. The
subsystems include the compare-select plus correction kernel
operation for the well known BCJR algorithm in differential
form [6, 7], the soft-input soft-output message process unit
(SISO-MPU), and the Omega network for message transport
between memory and the SISO-MPU’s.
4.1 Kernel function Q(x,y)
The bivariate symmetric function Q(x;y) implements the
compare-select plus correction operation given by
Q(x;y) = max(x;y)¡max(x+y;0)
+max
³5
8
¡
jx¡yj
4
;0
´
¡max
³5
8
¡
jx+yj
4
;0
´
:
(2)
Table 1. PMC library listing.
Cell Name Area (µm2) No. of Parameters
AND2 47.2 1
BUFX1 37.8 2
BUFX2 94.4 2
DEMUX-2X1 63.6 2
DEMUX-3X1 169.4 3
DFF 134.4 2
DFFE 179.4 2
DFFR 151.7 2
DFFRE 198.2 2
DFFS 153.6 2
DFFSE 198.2 2
DLATCH 102.2 1
FADDXG 158.7 2
FSUBXG 204.4 2
INV 40.0 1
MUX-2X1 58.1 2
MUX-4X1 124.8 3
NAND2 37.8 1
NOR2 31.9 1
OR2 48.6 1
SATURATE-LSB 98.8 1
SATURATE-MSB 147.5 1
SHUFFTLE-EXCHANGE 76.8 2
TWOSCOMP 132.3 2
XGATE 66.6 1
XNOR 53.7 1
XOR 58.1 1
DELTA 367.4 2
DELTA1-DELTA2 235.2 1
The logic circuit implementing (2) using 2’s complement
saturation arithmetic is shown in Figure 7. Optimizing the Q-
block for delay is critical for the operation of the LDPC de-
coder since it constitutes a computation bottleneck. (For fur-
ther details, the reader is referred to [6,7].) Figure 8a shows
a PMC optimized for high speed operation (delay of 1:6ns),
while the PMC of Figure 8b is optimized for a delay of 10ns.
Table 2. Delay and area results for the optimized
4-bit PMC’s used in the Q-block.
PMC Delay (ns) Area (µm2)
FADDXG 0.34 918.3
FADDXG-SAT 0.42 1058.9
FSUBXG-SAT 0.39 1291.0
MUX-2X1 0.19 114.0
TWOSCOMP 0.26 299.4
DELTA 0.41 293.1
INV 0.25 30.9
XOR 0.35 45.6
DFF 0.29 608.3
The 4-bit Q-block subsystem of Figure 8 was implemented
using the proposed PMC design methodology, and the pro-
posed macro delay model was used for delay computations.
The Q-block includes the following PMC’s: full adder (FA),
FA with saturation arithmetic, full subtractor with saturation
arithmetic, 2-to-1 multiplexer, 2’s complementor, a PMC im-(a) (b)
Figure 8. PMC for the "max-quartet" function: (a) high speed (1:6ns), and (b) delay-optimized for 10ns.
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Figure 7. (a) Logic circuit implementing the
compare-select plus correction function Q(x;y),
and (b) logic symbol of the Q-block.
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as well as an inverter and an XOR gate. The scaling vectors
of each of the PMC’s used in the Q-block were determined
using a delay optimizer which minimizes the delay of the crit-
ical path shown in Figure 7. Table 2 shows the delay and area
characteristics of the optimized PMC’s. The overall area of the
Q-block is 4;864:1µm2 with a critical path delay of 1:6ns.
4.2 SISO-MPU
Messages in an LDPC decoder are updated to the key equa-
tion of the BCJR algorithm which can be written in terms of
the function Q(x;y) using the following recursions:
Da0 = Q
¡
Da;g¡l
¢
; Db0 = Q
¡
Db;g¡l
¢
;
L = Q
¡
Da;Db
¢
; G = L+(g¡l);
(3)
where l;g are soft-input messages and L;G are soft-output
messages. Figures 9-10 show a parallel and a serial MPU im-
plementation of (3) and Figures 11a and 11b show their respec-
tive PMC’s optimized for a stage delay of 10ns.
4.3 Omega network
The input messages l and g must be permuted before being
processed by the SISO-MPU’s, and the output messages L and
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Figure 9. Parallel MPU implementation.
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Figure 10. (a) Serial MPU, and (b) block symbol.
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Figure 11. PMC for the (a) parallel MPU, and (b)
serial MPU optimized for a stage delay of 10ns.G must be inverse-permuted after exiting the SISO-MPU’s. A
shufﬂe-exchange multi-stage interconnection network (Omega
network) is used for message permutation. The architecture
of an Omega network that permutes S = 8 messages is shown
in Figure 12, where the blocks shown in the ﬁgure are 2£2
switches. Figure13ashowsthePMCofa1-bitOmeganetwork
for routing S = 64 bits, and Figure 13b shows the PMC of a 4-
bit Omega network for routing S = 64 4-bit messages.
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Figure 12. Omega Network.
Table 3 lists the decoder subsystems generated together
with their corresponding areas.
Table 3. Generated decoder subsystems and
their areas.
Cell Name Area (µm2)
QBlock-slow 4,474.9
QBlock-fast 4,864.1
W-Network 1-bit 20,187.6
W-Network 4-bit 79,016.1
SISO-MPU parallel 76,141.1
SISO-MPU serial 37,201.0
5 Conclusion
A new design methodology based on parameterized macro-
cells and macro delay models targeted for core-based designs
have been presented. Development of accurate macro power
models for the PMC’s and making them technology portable to
further increase reusability and ﬂexibility will be taken in a fu-
ture work. In addition, a new current macromodel for comput-
ing the maximum current drawn by a PMC in terms of its char-
acteristic parameters will be developed to size-up the power
rails to address power grid noise and reliability issues.
(a)
(b)
Figure 13. PMC for the W-network of Figure 12.
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